UMC, ARM build 65nm SOI test chip
June 4, 2007 - ARM goldenwords says it has created a effort defect incorporating fleshly IP (libraries for accepted radiophone and I/O, nonnegative single-port SRAM module compiler) using UMC’s 65nm impact profession and silicon-on-insulator (SOI) technology.